Robustness of LLM-generated SystemVerilog Assertions to semantics-preserving RTL transformations
Read the original at arxiv.org→arXiv:2609.05658v1 Announce Type: new Abstract: Large language models (LLMs) are increasingly being explored for automating SystemVerilog Assertion (SVA) generation, yet most evaluations report correctness on a...
Original headline: "Robustness of LLM-Generated SystemVerilog Assertions to Semantics-Preserving RTL Transformations"
Coverage timeline
- Sep 9, 04:00 UTC arXiv cs.LG lead source Robustness of LLM-Generated SystemVerilog Assertions to Semantics-Preserving RTL Transformations